Introduction
Graphene has been attracting a great amount of interest since its discovery and nowadays more efforts are made to utilize its unique electronic and mechanical properties, including the tunable band gap, high electron mobility, great mechanical robustness by integrating graphenebased transistors. [1] . The density of states (DOS) of graphene is dependent on the fermi level, which can be modulated by the applied voltage and theoretically reaches zero at the Dirac point at which no gate-induced carriers are present. In the normal operation mode, when the gate voltage is equal to the Dirac point, the conductance will reach minimum under ideal conditions [2] . However, a hysteresis effect will cause a shift in the Dirac point position and the conductance under forward gate voltage sweep and backward sweep. [3] This issue is of the great importance before we can fully understand the behavior of GFET although there is no universal agreement on the cause of such effect.
Several mechanisms have been proposed to explain its origin including charge trapping related to the surrounding environment. [4] . In the case of electrolyte gate GFET, an ionic double layer is formed to be the capacitor when applying a gate voltage [5] . The hysteresis behavior of the electrolyte gate GFET was therefore believed to be relevant to the constraint movements of ions in the polymer solution. [3] . In the present work, the current hysteresis of electrolyte gated transistor and back gated transistors were investigated with these mechanisms and compared to the experimental results of Graphene-on-SiO2 back gated FET with intrinsic/doped Graphene respectively and LiClO4 electrolyte gated FET in two different polymer solutions: PEI and PEG.
New experiments are proposed to look further into the physical origin and expected to have more direct proof of the hysteresis hypothesis.
Experimental Methods

Graphene Layer Wet Transfer:
The graphene channel in Back Gated GFET was transferred from commercially available Cu/CVD Graphene/PMMA pieces. The Cu coil layer was etched by 1M ammonium persulfate solution for 15 minutes and Graphene/PMMA layer was bathed for 3 times in DI water, each with 5 minutes. The Graphene/PMMA was then transferred onto the pre-sonicated Si/SiO2 substrate and dried at room temperature. The PMMA layer was removed by dissolving in 1 st acetone solution for 10 minutes and 2 nd acetone solution for 1 hour. Graphene layer was retrieved on Si/SiO2 after degreasing and cleaning with PMMA removed.
Back Gated GFET Fabrication:
Back Gated GFET was fabricated by depositing Ti-Au
Electrode on the Graphene-on-SiO2/Si sample made in Method 1 by sputtering.
Polymer Electrolyte Solution Preparation:
Both PEI: LiClO4 and PEG: LiClO4 were prepared at 3:1 weight ratio and sonicated for 5 minutes.
Electrolyte Gated GFET Fabrication:
Electrolyte Gated GFET was fabricated using the commercial Si/SiO2/Graphene samples. The source and drain contact was made by contacting indium wires (1'' long) + electrical wires (3" long) onto 1mm droplet of 1:1 AB silver epoxy.
Epoxied wires were cured at 60°C for 30 minutes.
Electrical Characterization of Back Gated GFET:
Back Gated FET was electrically characterized on a common two terminal probe station. Details in operating the station are not described here. After the characterization of the back gated device, 1mm droplet of commercial PEI was doped on the graphene channel. The doped device was measured after 10 minutes.
Electrical Characterization of Electrolyte Gated GFET: Similar characterization was
carried out on the electrolyte gated FET on an SMU. A droplet of (~1mm) PEG: LiClO4 from Method 3 was dropped between electrodes and a Pt wire was connected to the gate to carry out the measurement. PEG: LiClO4 was washed away with methanol, acetone and isopropanol in sequence. A measurement was carried out after dropping 1mm PEI: LiClO4 from Method 3 similarly.
Results & Discussion
In this report, the hysteresis behavior of Graphene field effect transistor (GFET) was analyzed by sweeping from a negative gate voltage to a positive gate voltage (a forward scan), immediately followed by a backward sweep. The mechanism of hysteresis was explored by varying the sweep range and the sweep rate and studied individually.
Graphene-on-SiO2 back gated GFET
The hysteresis behavior of the SiO2 back gated graphene transistor is shown in Figure 1 . Figure 1 (possibly larger than 40V due to ambient doping) [6, 5] , the CNP shift is theoretically comparable to the upward shift of the current in the reverse sweep (from positive to negative voltage) when Vg is zero, which is agreed with the present experimental result. The linear relationship between the hysteresis and the sweep range might be explained by the hypothesis that the number of trap charges is relatively proportional to the electrical field applied to the graphene channel. there is a negative correlation between the hysteresis created by charge trapping and the sweep rate. This relationship is also observed in other similar experiments and is attributed to the long time scale of charge trapping. [3] . The conductance behavior at the sweep rate higher than 100V/s is deviated from the inverse power relationship for un-doped graphene back gated device which can be explained by that when the hysteresis originated from the charge trapping is becoming less prominent as the sweep rate goes higher, other origins of the hysteresis will take over such as ambient doping effect. [7] . It has also been shown the hysteresis from ambient doping can be effectively eliminated when a polymer electrolyte such as PEI and PEO are put on the graphene channel. [8] , which is confirmed by our results.
PEI-Graphene-on-SiO2 back gated GFET
Other similar results can also be observed when the same back gated device is doped by PEI. Such hysteresis behavior is shown in Figure 2 . The linear relationship between the sweep range and the hysteresis and the inverse power relationship is also shown in Figure 2(b) . The agreement between the loop area and the change in drain current at Vg =0 V still indicates the similar transfer curve shape in Figure 2 (a) for different rates. 
PEI/PEG: LiClO4 electrolyte gated GFET
Other origins of the hysteresis behavior related to the polymer electrolyte gated graphene FET are also included. Shown in Figure 3 is the result of the PEI: LiClO4 electrolyte gated GFET, which was fabricated by Method 4. From Figure 3 (a), a negative shift of DP is observed as the gate voltage sweeps from negative to positive and then to negative. At the sweeping rate of 0.99V/s, Vdp is equal to 0V under the forward sweep and shifts to -0.56V under backward sweep. This phenomenon can be explained qualitatively. After applying a positive voltage in the electrolyte solution after the first sweep, the dipole oriented polymer molecules and solvated ions will accumulate at the Graphene/electrolyte interface and form what is called an "Helmholtz double layer" capacitance, inducing carriers (electrons) in the graphene. [9] . The capacitance can be calculated using Equation 2:
in which is the dialectic constant of PEI and is the Debye Length. [5] . is dependent on the electrolyte concentration (ionic strength), which cannot be accurately determined when formed complexes with polymer chains. [10] It can be approximated to be 11.9* 10 -6 F/cm and is directly proportional to the total number of carriers. Comparing the charge neutrality point at different sweeping rates, the minimum conductance increases with increasing sweeping rates. 
Conclusions
The and mobility. In particular, ionic mobility in a polymer can be affected by temperature under the same sweep conditions by the Arrhenius equation: = 0 exp (− ) in which E is the arbitrary activation energy. The mobility could be correlated to the delay of the concentration change and measured by the electrolyte cell capacitance charging effect [13] . With appropriate modeling of the electrical double layer based on Gouy-Chapman-Stern analysis [14] , the excess carrier density induced in graphene could also be approximated. We can thus build the relationship between the temperature change and the hysteresis based on the mobility change. The mobility also associates with the concentration (ionic strength) of the electrolyte ions because of the frictional force. A correlation can also be established between the ionic strength and the magnitude of hysteresis based on the mobility change of electrolyte ions. These proposed experiments are expected to provide a more direct way to prove the capacitive gating mechanism and a quantitative way to characterize its effect. [15] 6. Appendix
Gate Capacitance Calculation:
For Back gated GFET: 
the Field Effect Mobility of back gated device calculation:
The field effect mobility:
The field effect mobility vs. the gate voltage was plotted as follows for the intrinsic graphene back gated GFET . a b
